



Dual N-Channel Enhancement-Mode MOSFET


Product Summary

V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A)
60	0.30 @ V _{GS} = 10 V	±2.0
	0.50 @ V _{GS} = 5 V	±0.6

For higher performance see Si9945DY



N-Channel MOSFET



N-Channel MOSFET

Absolute Maximum Ratings (T_A = 25°C Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	60	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current (T _J = 150°C) ^a	I _D	T _A = 25°C	A
		T _A = 70°C	
Pulsed Drain Current	I _{DM}	±8	A
Continuous Source Current (Diode Conduction) ^a	I _S	1.8	
Maximum Power Dissipation ^a	P _D	T _A = 25°C	W
		T _A = 70°C	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient ^a	R _{thJA}	62.5	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.

Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1224.

Si9959DY







Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ ^a	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2.0			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}$			2	μA
		$V_{DS} = 48 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$			25	
On-State Drain Current ^b	$I_{D(on)}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$	8			A
Drain-Source On-State Resistance ^b	$r_{DS(on)}$	$V_{GS} = 10 \text{ V}, I_D = 1.5 \text{ A}$		0.23	0.30	Ω
		$V_{GS} = 5 \text{ V}, I_D = 0.6 \text{ A}$		0.32	0.50	
Forward Transconductance ^b	g_{fs}	$V_{DS} = 15 \text{ V}, I_D = 2.0 \text{ A}$		2.5		S
Diode Forward Voltage ^b	V_{SD}	$I_S = 1.25 \text{ A}, V_{GS} = 0 \text{ V}$		0.85	1.2	V
Dynamic^a						
Total Gate Charge	Q_g	$V_{DS} = 25 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 1.3 \text{ A}$		5	15	nC
Gate-Source Charge	Q_{gs}			1		
Gate-Drain Charge	Q_{gd}			2		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 30 \text{ V}, R_L = 50 \Omega$ $I_D \cong 0.6 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 6 \Omega$		7	40	ns
Rise Time	t_r			18	70	
Turn-Off Delay Time	$t_{d(off)}$			40	100	
Fall Time	t_f			23	70	
Source-Drain Reverse Recovery Time	t_{rr}		$I_F = 1.25 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		70	

Notes

- a. Guaranteed by design, not subject to production testing.
 b. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.

Typical Characteristics (25°C Unless Otherwise Noted)



Typical Characteristics (25°C Unless Otherwise Noted)

